Resolving metastability,申请号GB20090003687-传众专利搜索

Resolving metastability

申请公布号：GB0903687(D0)

申请号：GB20090003687

申请日期：2009.03.03

申请公布日期：2009.04.15

申请人：

ICERA INC

摘要：<p>A logic circuit latch including an input stage for receiving a logical input signal and a pair of differential amplifiers, each having an input operatively coupled to the input stage, and at least one of them having an output arranged to supply the logical output of the latch. Each of the differential amplifiers includes a transistor connected as a load, and an output of each of the differential amplifiers is coupled to bias the load transistor of the other differential amplifier. If the latch switches from the transparent state to the closed state while the logical input signal is transitioning between logical levels, the differential amplifiers drive up the logical output of the latch if the logical input signal transitions from a first to a second logical level, and drive down the logical output of the latch if the input signal transitions from the second to the first logical level.</p>