MULTI-LEVEL INTERRUPT
申请公布号:AU3772885(A)
申请号:AU19850037728
申请日期:1985.01.16
申请公布日期:1985.07.25
发明人:JAMES E. HODGE
分类号:G06F9/22;G06F9/48
主分类号:G06F9/22
摘要:A multi-level priority micro-interrupt controller for a micro-program controlled computer handles a plurality of interrupt signals at a plurality of levels of priority, wherein only one interrupt signal for each level of priority may be active at any moment. When an interrupt occurs which has a higher priority than that of the interrupt currently being handled, the control store address of the next instruction to be executed is stacked and the interrupt handler subroutine for the higher priority interrupt is initiated. When an interrupt occurs which has a lower priority than that of the interrupt currently being handled, it is queued. After an interrupt has been handled, the stack is popped and execution is resumed at the control store address at the top of the stack. The control store address of the interrupt handler subroutine for a particular interrupt is decoded from the interrupt signals in two parts, the second part also being used to control the branching to the interrupt handler subroutine.