Semiconductor memory circuit
申请公布号:US4402066(A)
申请号:US19810234716
申请日期:1981.02.17
申请公布日期:1983.08.30
发明人:ITOH, HIDEO;SHIMADA, HIROSHI
分类号:G11C11/41;G11C7/10;G11C11/417;G11C11/419;(IPC1-7):G11C7/00
主分类号:G11C11/41
摘要:A semiconductor memory circuit having reduced read-access time and comprising a plurality of first and second common line pairs, each including a bit line and a data line connected in series is disclosed. Conventional static RAM memory cells are connected between each of the bit line pairs. A write-control circuit and sense amplifier are connected between each of the data bus pairs. At least one bypassing transistor is connected between each of the first and second common line pairs for conducting current between each of the lines of the common line pairs, thus reducing the read-access time.
Millimeter-wave transreflector and system for generating a collimated coherent wavefront
Method and device for processing video data for display on a display device
Interactive computer-assisted method of instruction and system for implementation
Power de-boosting on the control channel
Circuit board and display device having the same
Circuit and method for controlling DC-DC converter
LGA socket with emi protection
Metal CMP process on one or more polishing stations using slurries with oxidizers
Systems and methods for control channel signaling
Wafer level package including a device wafer integrated with a passive component
Stepper motor driven proportional fuel metering valve
Systems and methods for cargo compartment air conditioning using recirculated air